
reset
clk
state_i__0
A[2:0]
O
RTL_ROM
state_i
A[2:0]
O[2:0]
RTL_ROM
state_reg[2:0]
RST
C
CE
D
Q
RTL_REG_SYNC
seq_out_i__0
A[2:0]
O
RTL_ROM
seq_out_i
A[2:0]
O[7:0]
RTL_ROM
seq_out_reg[7:0]
RST
C
CE
D
Q
RTL_REG_SYNC
seq_out[7:0]